

TITLE OF THE INVENTION

OSCILLATION CIRCUIT OF CASCODE CONNECTION TYPE

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the
5 benefit of priority from the prior Japanese Patent
Application No. 2000-399217 filed December 27, 2000,
the entire contents of which are incorporated by
reference.

BACKGROUND OF THE INVENTION

10 1. Field of the Invention

The present invention relates to an oscillation circuit, and more particularly, to an oscillation circuit of a cascode connection type. Further, the invention relates to a technique for preventing a phenomenon in which the oscillation frequency of an oscillation circuit varies due to changes in power supply voltage.

2. Description of the Related Art

To construct an oscillation circuit for generating a high-frequency oscillation signal, a cascode connection is being widely used. The cascode connection is a connection method for connecting a grounded-emitter transistor circuit to a grounded-base transistor circuit in series. The cascode connection is characterized in that it can provide an oscillation circuit with both a total gain equivalent to that of the grounded-emitter transistor circuit and a bandwidth

10922T-88852007

up to the cutoff frequency of the grounded-base transistor circuit. Accordingly, the cascode connection is very useful in constructing a high-frequency oscillation circuit.

5 FIG. 1 is a circuit diagram illustrating a conventional grounded-collector oscillation circuit 10 of a cascode connection type. As shown, the oscillation circuit 10 comprises two bipolar transistors 11 and 12, bias resistance elements 13 - 15, a resistance element 16, a load 17, a capacitance element 18 and an LC oscillator section 19.

10

15 The transistor 11 includes a base connected to respective ends of the bias resistance elements 13 and 14, a collector connected to an end of the load 17, and an emitter connected to the collector of the transistor 12. The transistor 12 includes a base connected to the other end of the bias resistance element 14, an end of the bias resistor 15 and the 20 output terminal of the LC oscillator section 19, a collector connected to one electrode of the capacitance element 18, and an emitter connected to an end of the resistance element 16. The other ends of the bias resistance element 13 and the load 17 are connected to 25 a power supply potential Vcc. The other ends of the bias resistance element 15 and the resistance element 16, and the other electrode of the capacitance element

10025688-1122604

18 are connected to the ground potential. In other words, the grounded-base transistor 11 and the grounded-emitter transistor 12 are connected in series. A capacitance element 20 interposed between the base and collector of the transistor 12 is a parasitic capacitance element. The capacitance element 20 is created because of a depletion layer which occurs in a pn-junction between the base region and collector region of the transistor 12. Therefore, the capacitance C_{bc} of the capacitance element 20 depends upon the width of the depletion layer. The width of the depletion layer depends upon the base-collector voltage V_{bc} of the transistor 12.

In the oscillation circuit constructed as above, the difference in potential between the bases of the transistors 11 and 12 (a voltage drop occurring at the bias resistance element 14) is $(R_2 \cdot V_{cc}) / (R_1 + R_2 + R_3)$ (R_1 - R_3 : the respective resistances of the bias resistance elements 13 - 15). Thus, the potential difference is directly determined from the resistances of the bias resistance elements 13 - 15. Accordingly, the base-collector voltage V_{bc} of the transistor 12 is $((R_2 \cdot V_{cc}) / (R_1 + R_2 + R_3) - V_{be})$. V_{be} represents the base-emitter voltage of the transistor 11, which is substantially constant. As is evident from the above equation, a change in the power supply potential V_{cc} causes a change in the base-collector voltage V_{bc} of

10025688-122501

the transistor 12.

Moreover, as aforementioned, the depletion layer width that determines the capacitance C_{bc} of the capacitance element 20 depends upon the base-collector voltage V_{bc} of the transistor 12. Further, the base-collector voltage V_{bc} depends upon the power supply potential V_{cc} . Consequently, the capacitance C_{bc} depends upon the power supply potential V_{cc} , which means that a change in the power supply potential V_{cc} causes a change in the capacitance C_{bc} .

The oscillation frequency f_{osc} of an oscillation signal output from the oscillation circuit 10 is basically determined from an oscillation signal output by the LC oscillator section 19. However, the oscillation frequency is, of course, influenced by the capacitance C_{bc} of the capacitance element 20. This being so, a change in the power supply potential V_{cc} causes a change in the base-collector voltage V_{bc} of the transistor 12, which causes a change in the capacitance C_{bc} of the capacitance element 20 and hence a change in the oscillation frequency f_{osc} of the oscillation circuit 10.

As described above, a phenomenon in which power supply potential V_{CC} fluctuation causes oscillation frequency f_{osc} fluctuation (this phenomenon is called "pushing") occurs in the conventional cascode-connection-type oscillation circuit.

10025638 "222603

BRIEF SUMMARY OF THE INVENTION

An oscillation circuit according to an aspect of the present invention comprises:

5 a first transistor including a base inputted an oscillation signal, an emitter connected to a ground potential, and a collector;

a second transistor including a collector connected to a power supply potential, a gate and an emitter; and

10 a load having one end connected to the collector of the first transistor, and another end connected to the emitter of the second transistor, the load causing a voltage drop proportional to the power supply potential,

15 wherein the voltage drop caused by the load reduces dependency of a base-collector voltage of the first transistor upon the power supply potential.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

20 FIG. 1 is a circuit diagram illustrating a conventional oscillation circuit;

FIG. 2 is a circuit diagram illustrating an oscillation circuit according to a first embodiment of the invention;

25 FIG. 3 is a graph illustrating the relationship between changes in voltage/current and changes in power supply potential;

FIG. 4A is a plan view illustrating a portion of

10002688 109221

an oscillation circuit according to a second embodiment of the invention;

FIG. 4B is a view taken along line 4B-4B of FIG. 4A; and

5 FIG. 5 is a circuit diagram illustrating a modification of the first and second embodiments.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 2 is a circuit diagram illustrating an oscillation circuit according to a first embodiment of the invention. This circuit is a grounded-collector oscillation circuit of a cascode connection type.

As shown in FIG. 2, an oscillation circuit 30 comprises a bipolar transistor 31 (a second transistor), a bipolar transistor 32 (a first transistor), bias resistance elements 33 and 35, a bias resistance element 340, a resistance element 36, a load 37 (a load, load means), a load 38, a capacitance element 39 and an LC oscillator section 41 (an oscillator section).

20 The transistor 31 includes a base connected to respective ends of the bias resistance elements 33 and 34, a collector connected to an end of the load 38, and an emitter connected to an end of the load 37. The transistor 32 includes a base connected to the 25 other end of the bias resistance element 34, an end of the bias resistor 35 and the node N1 of the LC oscillator section 41, a collector connected to the

100025688-1222601

other end of the load 37 and one electrode of the capacitance element 39, and an emitter connected to an end of the resistance element 36 and the node N2 of the LC oscillator section 41. In this embodiment,

5 the load 37 is a resistance element. The other ends of the bias resistance element 33 and the load 38 are connected to a power supply potential Vcc. The other ends of the bias resistance element 35 and the resistance element 36, and the other electrode of the capacitance element 39 are connected to the ground potential. Further, a capacitance element 40 is interposed between the base of the transistor 31 and the node N1 of the LC oscillator section 41. Thus, the grounded-base transistor 31 and the grounded-emitter transistor 32 are connected in series. The resistance Rc of the load (resistance element) 37 is set at a value given by the following equation:

$$Rc = R2 \cdot R4 / R3$$

20 where R2 and R3 represent the resistances of the bias resistance elements 34 and 35, respectively, and R4 the resistance of the resistance element 36.

25 The LC oscillator section 41 incorporates capacitance elements 42 - 45 and an inductor 46. One electrode of the capacitance element 42 is connected to an end of the inductor 46 and one electrode of the capacitance element 43. The other electrode of the capacitance element 43 is connected to

1000256888 142204

one electrode of the capacitance element 44. The other electrode of the capacitance element 44 is connected to one electrode of the capacitance element 45.

Furthermore, the other electrodes of the capacitance 5 elements 42 and 45 and the other end of the inductor 46 are connected to the ground potential. The connection node between the other electrode of the capacitance element 43 and the one electrode of the capacitance element 44 is the node N1 that is connected to the base 10 of the transistor 32. The connection node between the other electrode of the capacitance element 44 and the one electrode of the capacitance element 45 is the node N2 that is connected to the emitter of the transistor 32.

15 A capacitance element 47 interposed between the base and collector of the transistor 32 is a parasitic capacitance element, which is created because of a depletion layer which occurs in a pn-junction between the base region and collector region of 20 the transistor 32. Therefore, the capacitance C_{bc} of the capacitance element 47 depends upon the width of the depletion layer. The width of the depletion layer depends upon the base-collector voltage V_{bc} of the transistor 32.

25 The oscillation circuit constructed as above can eliminate the main cause of the conventional pushing phenomenon, in which a change in the power supply

400088952001122001

potential V_{CC} causes a change in the base-collector voltage V_{BC} . As a result, the oscillation frequency f_{osc} is independent of the power supply potential V_{CC} , and the oscillation circuit can supply an oscillation signal of a stable frequency. This effect will now be described in detail.

In the oscillation circuit shown in FIG. 2, a current I_1 flowing in the resistance element 37 is approximated by the following equation:

10 $I_1 = (R_3 \cdot V_{CC} / (R_1 + R_2 + R_3) - V_{BE}) / R_4$

where $R_1 - R_3$ represent the resistances of the bias resistance elements 33 - 35, respectively, R_4 the resistance of the resistance element 36, and V_{BE} the base-emitter voltage of the transistor 32 (\approx the base-emitter voltage of the transistor 31).

Accordingly, a voltage drop $V(R_2)$ at the resistance element 34 is given by the following equation:

$$V(R_2) = V_{BE} + I_1 \cdot R_C + V_{BC}$$

20 where R_C represents the resistance of the resistance element 37.

From the above equations, the base-collector voltage V_{BC} of the transistor 32 is given by:

$$V_{BC} = (R_2 - R_3 \cdot R_C / R_4) \cdot V_{CC} / (R_1 + R_2 + R_3) - (1 - R_C / R_4) \cdot V_{BE}$$

25 Accordingly, the dependency coefficient k_1 of V_{BC} upon V_{CC} is given by:

$$k_1 = (R_2 - R_3 \cdot R_C / R_4) / (R_1 + R_2 + R_3)$$

1000256881-4221051

In the oscillation circuit according to the embodiment, the resistance R_c of the resistance element 37 is set at:

$$R_c = R_2 \cdot R_4 / R_3$$

5 As is understood from the assignment of the resultant value of R_c to the equation for the dependency coefficient, the dependency coefficient $k_1 = 0$. This means that V_{bc} does not depend upon V_{cc} .
10 In this case, the base-collector voltage V_{bc} of the transistor 32 is given by:

$$V_{bc} = (R_c / R_4 - 1) \cdot V_{be} = (R_2 / R_3 - 1) \cdot V_{be}$$

Thus, the base-collector voltage V_{bc} of the transistor 32 is independent of the power supply potential V_{cc} . The capacitance C_{bc} of the parasitic capacitance element 47 is accordingly independent of the power supply potential V_{cc} . As a result, the oscillation frequency f_{osc} is unaffected by changes (pushing) in the power supply potential V_{cc} .

20 Qualitative reasoning will be given of the above explanation, referring to FIG. 3. FIG. 3 is a view illustrating changes with time in the power supply potential V_{cc} , a voltage drop $V(R_2)$ at the resistance element 34, a voltage drop $V(R_c)$ at the resistance element 37, and the current I_1 flowing through the resistance element 37. Naturally, suppose that the resistance R_c of the resistance element 37 is set at $R_2 \cdot R_4 / R_3$. Further, each voltage is set with reference

100025688-1422603

to the potential at the connection node of the bias resistance elements 34 and 35 (i.e. the base potential of the transistor 32).

As shown in FIG. 3, as the power supply potential Vcc increases with time, the voltage V(R2) that occurs at the resistance element 34 increases proportionally. If there is no resistance element 37 as in the conventional case, $V(R2) = Vbe + Vbc$. Since Vbe is substantially constant, Vbc is directly influenced by an increase in Vcc. However, in the embodiment that employs the resistance element 37, $V(R2) = Vbe + V(Rc) + Vbc$ (Vbe: constant). In other words, a potential difference of $(V(R2) - Vbe)$ is divided into Vbc and V(Rc). At this time, if the resistance Rc of the resistance element 37 is set at $R2 \cdot R4 / R3$, changes in the voltage V(Rc) that occurs at the resistance element 37 are equal to changes in V(R2) as shown in FIG. 3. Accordingly, the lines indicative of changes with time in V(R2) and V(Rc) are parallel to each other. This means that the difference between V(R2) and V(Rc) is constant even if the power supply potential Vcc changes, and that this constant potential difference is divided into Vbe and Vbc. Since Vbe is substantially constant as aforementioned, Vbc is also constant, and is independent of the power supply potential Vcc.

The above explanation can be paraphrased as

follows. In the conventional oscillation circuit with no resistance element 37, the potential at the connection node of the emitter of the transistor 31 and the collector of the transistor 32 is directly determined by the resistances R1 - R3 of the bias resistance elements 33 - 35 and the power supply potential Vcc. On the other hand, in the configuration of the embodiment, the resistance element 37 is provided between the emitter of the transistor 31 and the collector of the transistor 32. This implies that the factors determining the collector potential of the transistor 32 include a factor depending upon a current. In other words, the potential difference between the emitter of the transistor 31 and the base of the transistor 32 is determined by the resistances R1 - R3 of the bias resistance elements 33 - 35, the power supply potential Vcc and the base-emitter voltage Vbe. The thus-determined potential difference is divided into the voltage V(Rc) and the base-collector voltage Vbc of the transistor 32. The voltage V(Rc) naturally depends upon the current I1, which changes in accordance with changes in the power supply potential Vcc. Accordingly, if the power supply potential Vcc increases, the current I1 also increases, thereby increasing the ratio of the V(Rc) to the potential difference of the emitter of the transistor 31 and the base of the transistor 32. As a result, the increase

100025688-142264

of the collector potential of the transistor 32 is suppressed. On the other hand, if the power supply potential V_{cc} decreases, the current I_1 also decreases, thereby decreasing the ratio of the voltage drop at the resistance element 37 to the potential difference of the emitter of the transistor 31 and the base of the transistor 32. As a result, the reduction of the collector potential of the transistor 32 is suppressed. Thus, in the conventional case, V_{bc} changes due to changes in the power supply potential V_{cc} , whereas in the oscillation circuit according to the embodiment, the voltage drop at the resistance element 37 changes when the power supply potential V_{cc} changes, thereby suppressing changes in V_{bc} . In other words, negative feedback with respect to the power supply potential V_{cc} occurs in the collector potential of the transistor 32.

As described above, in the cascode-connection-type oscillation circuit of the embodiment, the resistance element 37 having an appropriate resistance is interposed between the emitter of the grounded-base transistor 31 and the collector of the grounded-emitter transistor 32. This configuration enables the base-collector voltage V_{bc} of the grounded-emitter transistor 32 to be independent of the power supply potential V_{cc} . Accordingly, the capacitance C_{bc} of the parasitic capacitance element that parasitically exists between the base and collector of the transistor 32 is

100221-8895200

independent of the power supply potential Vcc. This enables the oscillation frequency fosc of an oscillation signal output from the oscillation circuit to be stabilized without being influenced by changes in the power supply voltage Vcc.

Referring then to FIGS. 2, 4A and 4B, an oscillation circuit according to a second embodiment of the invention will be described. This embodiment is directed to a method for realizing the resistance element 37 employed in the first embodiment. FIG. 4A is a plan view illustrating a portion (corresponding to an area AA1 in FIG. 2) of the oscillation circuit of the second embodiment, and FIG. 4B is a cross sectional view taken along line 4B-4B in FIG. 4A. In this embodiment, a description will be given of the transistor 32 and the resistance element 37 shown in FIG. 2.

As shown, an n⁻-type epitaxial silicon layer 51 of a low impurity density is provided on a p-type silicon substrate 50. An n⁺-type buried layer 52 of a high impurity density is provided at an interface between the silicon substrate 50 and the epitaxial silicon layer 51. The epitaxial silicon layer 51 and the buried layer 52 function as the collector area of the transistor 32. A plurality of Y-directionally-extending p-type diffusion layers 53 are provided in stripes in surface portions of the epitaxial silicon

4002588952001422604

layer 51, and function as the base areas of the transistor 32. Further, an n^{++} -type diffusion layer 54 of a high impurity density, which functions as an emitter area, is provided in a surface portion of 5 each of the base areas 53. Therefore, as shown in FIG. 4A, the planar pattern of the transistor 32 includes the base areas 53 existing like islands in the collector area 51, and the emitter areas 54 similarly existing like islands in the respective base areas 53. 10 The base areas 53 are arranged at regular intervals in the X-direction perpendicular to the Y-direction.

A pair of Y-directionally-extending n^+ -type slim diffusion layers 55 (first leading areas) are provided in the silicon layer 51, such that they extend from the 15 surface of the silicon layer 51 to the respective X-directionally opposite ends of the buried layer 52. In other words, the base areas 53 are interposed between the diffusion layers 55 in the X-direction. Further, an X-directionally-extending n^+ -type slim 20 diffusion layer 56 (a second leading area) is provided in the silicon layer 51, such that it extends from the surface of the silicon layer 51 to a Y-directional end of the buried layer 52.

Furthermore, an interlayer insulating film 57 is 25 provided on the silicon layer 51, and metal wiring layers 58-1 - 58-4 are provided on the interlayer insulating film 57. The metal wiring layers 58-1 and

40025688.1
202204

58-2 are connected to the emitter areas 54 and the base areas 53, respectively, via contact holes. The metal wiring layer 58-3 is connected to one of the diffusion layers 55 via a contact hole. The metal wiring layer 58-3 electrically connects the emitter areas of the transistor 31 to the collector areas 51 and 52 of the transistor 32. Moreover, the metal wiring layer 58-4 is connected to the diffusion layer 56 via a contact hole. The metal wiring layer 58-4 electrically connects the collector areas 51 and 52 of the transistor 32 to one electrode of the capacitance element 39.

In the bipolar transistor constructed as above, a plurality of base areas 53 are connected in parallel, and hence the base resistance can be reduced. This enables the occurrence of white noise proportional to the base resistance to be suppressed, and an oscillation signal output by the oscillation circuit to be more accurate. In addition, in the transistor 32 constructed as above, a DC component included in a current, which flows from the emitter of the transistor 31 to the collector of the transistor 32, flows from the diffusion layers 55 to the emitter areas 54 via the buried layer 52. On the other hand, an AC component included in the current flows from the diffusion layers 55 to the diffusion layer 56 via the buried layer 52. Accordingly, the n^+ -type diffusion layer 52 can be

10035888 2003

used not only as the collector area but also as the resistance element 37. The above-described advantage of the first embodiment can be obtained by controlling the impurity density and volume of the n⁺-type diffusion layer 52 so as to set the resistance R_c of the layer 52 at $R_2 \cdot R_4 / R_3$.

In the cascode-connection type oscillation circuit according to the first and second embodiments, the load 37 is provided between the emitter of the grounded-base transistor 31 and the collector of the grounded-emitter transistor 32, and is set to an appropriate resistance. In this configuration, when the potential difference between the emitter and the collector has changed due to a change in the power supply potential V_{cc} , a voltage drop corresponding to a change in the potential difference occurs only at the load 37. Thus, the base-collector voltage V_{bc} of the transistor 32 is independent of the power supply potential V_{cc} , thereby preventing the occurrence of pushing.

In the above embodiments, the load 37 is provided between the emitter of the grounded-base transistor 31 and the collector of the grounded-emitter transistor 32. However, the load 37 may be provided at the base of a grounded-base transistor, as is shown in FIG. 5. In this case, it is necessary to set the resistance R_c of the load 37 to $1/hfe$ of the resistance set when the load is provided between the emitter and

the collector ("hfe" represents the current gain of the grounded-emitter transistor 31). Specifically, when the power supply potential Vcc has changed, the voltage drop at the resistance element 34 changes. At this 5 time, if the load 37 is provided in a portion of a current path formed by the base and emitter of the transistor 31 and the collector and base of the transistor 32, and a voltage drop corresponding to a change in the voltage drop at the resistance 10 element 34 is caused to occur only at the load 37, the base-collector voltage Vbc of the transistor 32 can be maintained a constant.

Although the above embodiments are directed to a grounded-collector oscillation circuit using npn-type 15 bipolar transistors, pnp-type bipolar transistors may be used instead. Further, the embodiment of the invention is not limited to the grounded-collector oscillation circuit. Furthermore, the embodiment of the invention is not limited to an oscillation circuit 20 using only bipolar transistors, but is also applicable to cascode-connection type oscillation circuit which employs both bipolar and MOS transistors.

The resistance Rc of the resistance element 37 is not limited to a value that enables the dependency of 25 the base-collector voltage Vbc of the transistor 32 upon the power supply potential to be completely eliminated. It is sufficient if the resistance may be

400258852001412641

set to a value that enables the dependency of V_{bc} upon the power supply potential to be suppressed to a range in which no problem occurs in the practical use.

Also, the oscillation circuit in the embodiments
5 is not limited to the above-described configuration.
For example, the bias resistance elements 33 - 35 may
be replaced with, for example, a current source,
a voltage source and resistors, and a circuit formed
thereof. The load 37 is not limited to a standard
10 resistance element, but may be any resistance means if
it has a function as a resistor. For example, it may
be a parasitic resistor such as a metal wire having
a desired resistance.

Additional advantages and modifications will
15 readily occur to those skilled in the art. Therefore,
the invention in its broader aspects is not limited to
the specific details and representative embodiments
shown and described herein. Accordingly, various
modifications may be made without departing from the
20 spirit or scope of the general inventive concept as
defined by the appended claims and their equivalents.

10002568-1
10922604